We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1843

QuickSim: Mode pins (MDO, MD1, MD2) cannot be used in board-level simulation.


Keywords: mode pins, MD0, MD1, MD2, board-level, pads

Urgency: Standard

General Description:

A board level simulation of a design that contains mode pins (MD0, MD1,
MD2) will not accept any force to the nets connected to these pins. The
waveform will only show strong contention on the signals.


The only workaround is to remove the mode pins from the design and replace
them with standard I/O pads.
AR# 1843
Date Created 08/31/2007
Last Updated 10/01/2008
Status Archive
Type General Article