UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18500

LogiCORE SPI-4.2 (POS-PHY L4) - Is SPI4.2 core compatible with ISE 6.1i software?

Description

General Description: 

Is SPI4.2 v6.0 or v6.0.1 compatible with ISE 6.1i software?

Solution

SPI-4.2 v5.2 and earlier are not compatible with ISE 6.1i software. Please use ISE 5.2i SP3. 

 

SPI-4.2 v6.0 will not generate with CORE Generator that is included in ISE 6.1i CD. See (Xilinx Answer 18163). Please use CORE Generator that is included with ISE 5.2i software. Once the core has been generated, then it is possible to implement the design using ISE 6.1i under following conditions: 

 

- Use ISE 6.1i SP1 or later as needed. 

- Use "-timing" switch in Map with "-ol high".  

- If MAP or PAR fails, try NOT using "-timing" switch in MAP. 

- For simulation: You need to have DCM clock input when resetting DCM, and Reset pulse must be 3x CLKIN periods. 

- ISE 6.1i SP2 and later is needed to do Verilog simulation. 

 

SPI-4.2 Lite v2.0 

The Lite core v2.0 has been fully tested and supported with ISE6.1i SP2 software. 

 

SPI-4.2 Lite v1.2 

It is possible to implement the design using ISE 6.1i under following conditions: 

 

- ISE 6.1i SP1 is needed. 

- For simulation: You need to have DCM clock input when resetting DCM, and Reset pulse must be 3x CLKIN periods. 

- ISE 6.1i SP2 or later is needed to do Verilog simulation.

AR# 18500
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article