UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18648

System Generator for DSP - Why are there no Global Clock buffers inferred in my System Generator for DSP design when synthesizing my design?

Description

General Description:

Why are there no Global Clock buffers inferred in my System Generator for DSP design when synthesizing my design?

Solution

This problem usually occurs when there is no synthesizable code in your design. Since System Generator for DSP uses cores, a design can consist of only core netlists that are stitched together with HDL. Some synthesis tools cannot read in a netlist, but can only recognize them as a black box, and cannot determine if a clock buffer is needed.

You can work around this issue by using XST with the read cores option turned on. You can also check the documentation for your synthesis tool to see if it can read in a netlist. If this option is not available, then you can work around this by adding some clocked logic HDL)to your design so that the synthesis tool will add a global clock buffer.

AR# 18648
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article