UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18673

6.1i XST - Incorrect logic generated when using the conv_std_logic_vector function on a signed integer

Description

Keywords: XST, VHDL, function, package, IEEE, conversion, sign, bit, signed

Urgency: Standard

General Description:
When using the conv_std_logic_vector VHDL function to convert a signed integer to a std_logic_vector, XST does not sign extend the sign bit.

Solution

Unfortunately, there is no work-around available for the signed integers/vectors. The only solution is to avoid signed integers/vectors.

This issue is fixed in the latest 6.2i Service Pack, available at:
http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.2i Service Pack 2.
AR# 18673
Date Created 12/18/2003
Last Updated 03/07/2006
Status Archive
Type General Article