We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1872

XACT - Clock Skew Not Accounted for in Path Analysis


Clock Skew Not Accounted for in Path Analysis

Platform(s): All

Architecture(s): XC4000EX

Design Step(s): TRCE, PAR

Reference Number: 8748


XACT-Performance does not account for clock skew in setup checks of clock-to-setup paths that are clocked by BUFGLS and BUFGE buffers with a common source.

AR# 1872
Date Created 08/31/2007
Last Updated 01/18/2010
Status Archive
Type General Article