UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18787

EDK - Using the RISCWatch debugger with an EDK design?

Description

Keywords: RISCWatch Debugger, IBM, EDK, JTAG

Urgency: Standard

General Description:
What are the PowerPC JTAG connections required to use RISCWatch? Where can I get the RISCWatch configuration files?

Solution

1

For RISCWatch to interface to the JTAG port on a PowerPC processor, a 16-pin male 2x8 header connector must be made available on the target development board. This information can be found in the RISCWatch Debugger User's Guide available at:

http://www-3.ibm.com/chips/techlib/techlib.nsf/products/RISCWatch_Debugger

2

The "startup.cmd" and "rwppc.env" can be found here:

http://www.xilinx.com/txpatches/pub/utilities/fpga/riscwatch_files.zip

Make sure you edit "rwppc.env" to specify the IP address you have assigned to the riscwatch box on the network.
AR# 18787
Date Created 01/15/2004
Last Updated 04/28/2006
Status Archive
Type General Article