We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18940

LogiCORE SPI-4.2 (POS-PHY L4) v6.1 - When I run a simulation on the Verilog demonstration testbench, "# RStat Info: Sink is out of frame. Expect TDat mismatches. " is reported.


General Description 

When I run the Verilog Demonstration Testbench, the following messages are reported:  


1. "# RStat Info: Sink is out of frame. Expect TDat mismatches. <Simulation Time>"  

2. "# TDat Error: Data Mismatch #4. Expected xxxx, Received xxxx. <Simulation Time>"  

3. "# TDat Error: Control Mismatch: Expected x, Received x. <Simulation Time>"


When the Sink Core goes out of frame (e.g., the Sink FIFO goes almost full and static configuration signal FifoAFMode = '00'), the Demonstration Testbench immediately begins sending training without first sending an idle control word. This causes the SnkBusErr signal to assert, as a DIP4 error occurs in a training word. Additionally, the Demonstration Testbench flags errors on TDat, since data is no longer being transmitted through the core; this causes Messages #2 and #3 to be reported.  


To work around these issues: 


- Reduce the value of SnkAFThresAssert and SnkAFThresNegate. 

- Change the value of FifoAFMode. (Re-generate the core with a modified setting in the GUI). 


This problem will be addressed in a future release.

AR# 18940
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article