UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18955

LogiCORE SPI-4.2 (POS-PHY L4) v6.1 - NetGen: "FATAL_ERROR:Anno:ProgToTime.c:619:1.19.6.1 - D_OBUF_BASE+D_OBUF_ADJ resulted in a NEGATIVE delay value of (-14:-14:-14)"

Description

General Description

When I run HDL back-annotation (NetGen) on a post-PAR SPI4.2 design that targets Virtex-II Pro architecture, the following error is reported:

"FATAL_ERROR:Anno:ProgToTime.c:619:1.19.6.1 - D_OBUF_BASE+D_OBUF_ADJ resulted in a NEGATIVE delay value of (-14:-14:-14) Process will terminate. To resolve this error, please consult the Answers Database and other online resources at http://support.xilinx.com.If you need further assistance, please open a WebCase by clicking on the "WebCase" link at http://support.xilinx.com"

Solution

This error occurs when NetGen is run with "-ngm" option used.

Example NetGen commands:

netgen -sim -ofmt vhdl -w -tm pl4_wrapper -ngm mapped.ngm routed.ncd

or

netgen -sim -ofmt verilog -w -tm pl4_wrapper -ngm mapped.ngm routed.ncd

This is a NetGen tool issue. To work around it, run NetGen without using the "-ngm <ngm_file>" option.

AR# 18955
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article