We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18957

6.1.1 System Generator for DSP - Why does the clock probe have a phase offset?


General Description: 

The SysGen Clock Probe block has a forced phase offset that causes the clock to transition slightly before XFix data transitions. This offset was originally added to assist visual analysis. Its inclusion has caused problems with the fixed-step solver and also in applications that assume the rising edge coincides with data transitions.


This has been fixed in System Generator 6.1.1. 



AR# 18957
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article