We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18984

6.2i PACE - HDL syntax is not honored when CSV data is read into new design


Keywords: CSV, HDL, syntax, new, design

Urgency: Standard

General Description:
When I read in the CSV data (with buses) into a new design, incorrect HDL syntax is written out.


This problem has been fixed in the latest 6.2i Service Pack, available at:
The first service pack containing the fix is 6.2i Service Pack 1.
AR# 18984
Date Created 02/17/2004
Last Updated 03/27/2007
Status Archive
Type General Article