We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19063

ModelSim Xilinx Edition (MXE) - VSIM Error: "Unresolved reference to 'glbl'" occurs when I try to simulate a Verilog design with MXE II 5.7c


Keywords: glbl.v, Verilog, Vlog, MXE, 5.7c, simulate, generate, VSIM

When I try to load a design for Verilog simulation, the following error occurs:

"ERROR: ../<project>/<module.v>: Unresolved reference to 'glbl' in 'glbl.GSR'"


This problem occurs only when "generate" statements are used with MXE 5.7c. If the "generate" statement is not used in the code, refer to (Xilinx Answer 6537) for information on how to use the "glbl.v" module in Verilog simulations. The "generate" statement is part of the Verilog-2001 standards. This error occurs because support for Verilog-2001 was relatively new in 5.7c.

The best way to work around this issue is to not use "generate" statements in this version of MXE.

This problem is fixed in MXE II 5.7g.
AR# 19063
Date Created 09/03/2007
Last Updated 10/16/2008
Status Archive
Type General Article