We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19104

6.2 / 6.1 EDK - C_TRI_DEFAULT value in PLB_GPIO peripheral causes XST to fail


Keywords: C_TRI_DEFAULT, PLB_GPIO, value, XST, fatal, error

Urgency: Hot

General Description:
If the left-most bit of the PARAMETER C_TRI_DEFAULT is set to "0", XST fails and issues the following fatal error:

"FATAL_ERROR:MDT:Portability/export/Port_Main.h:127:1.48 - This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To resolve this error, please consult the Answers Database and other online resources at http://support.xilinx.com. If you need further assistance, please open a Webcase by clicking on the "WebCase" link at http://support.xilinx.com
make: *** [implementation/system.ngc] Error 1"

In EDK 6.2, XST issues the following error:

"ERROR:Xst:794 - C:/EDK_6_2/hw/XilinxProcessorIPLib/pcores/plb_gpio_v1_00_a/hdl/vhdl/gpio_core.vhd line 191: Illegal constant value '('.
ERROR:MDT - HDL synthesis failed!
ERROR:MDT - platgen failed with errors!
make: *** [implementation/ppc405_1_wrapper.ngc] Error 2"

According to the data sheet for the PLB_GPIO peripheral, the value of C_TRI_DEFAULT can be any std_logic_vector.


For XST to pass, C_TRI_DEFAULT must be:


AR# 19104
Date Created 03/05/2004
Last Updated 03/08/2006
Status Archive
Type General Article