If an external clock source is selected as the reference clock for the Aurora Core, either through the software or using the DIP switches, the channel might fail to initialize.
This is a bug in the demonstration design. The DCM is not reset at the proper time, so it never locks to produce valid USRCLKs for the core. This bug will be fixed in a future release. A patched version of the design can be found at: