We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19203

6.2i SP2 Incremental Design - Area Groups with FMAP and/or KEEP_HIERARCHY properties might have increased levels of logic


Any Incremental Design containing FMAPs or using KEEP_HIERARCHY will have an increased number of logic levels, resulting in poor quality.


This problem has been fixed in the latest 6.2i Service Pack available at:

The first service pack containing the fix is 6.2i Service Pack 2.
AR# 19203
Date Created 09/03/2007
Last Updated 12/08/2011
Status Archive
Type General Article