We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19262

6.3i IP2 CORE Generator - Release Notes and Known Issues for CORE Generator in 6.3i IP Update #2


Keywords: COREGen, GIP2

Urgency: Standard

General Description:
This Answer Record contains the following:
- Release Notes and installation instructions
- What's New in 6.3i IP Update #2
- A list of Known Issues for CORE Generator 6.3i IP Update #2

NOTE: IP Update #2 (IP2_G) has been bundled in the ISE 6.3i release CD. To access these cores you must install the ISE 6.3i release. There is no separate IP Update to install.



Supported Operating Systems
- Windows 2000 Professional (Service Pack 2-4)
- Windows XP Home (Service Pack 1) / Professional (Service Pack 1)
- Sun Solaris 8/9
- Red Hat Linux 7.3/8.0

Tool Requirements
Before you install the IP provided in this update, the 6.2i Xilinx ISE design tools with Service Pack 3 (6.2.03i) must be installed on your machine. Installing this version of the ISE design tools gives you access to the correct version of the CORE Generator application.

For information on the latest available CORE Generator IP updates, see the Xilinx Download Center and follow the instructions for downloading and installing these updates:

Method 1: Automated Update using the Updates Installer
NOTE: You must be using ISE 6.1i or later to access the proper version of the Updates Installer, which automatically locates the required update file archive and displays it in the selection window. It is not necessary to perform a separate download of the update file archive using this method. You should also install ISE 6.2.03i design tools prior to installing IP Update #2.

1. Start the CORE Generator Update Installer. From the CORE Generator Main GUI, select Tools -> Update Installer. If you are prompted for a proxy host, contact your administrator to determine the proxy host address and port number you should be using to get through your firewall.
2. Select " 6.2i_IP_Update_2" from the list of updates in the Available Packages panel.
3. Click "Add To Install Queue" to add the ZIP file for the update to the install queue. If you are prompted to enter a log-in name and password, use the Xilinx log-in and password that you would normally use when downloading IP Updates and software Service Packs.
4. Click "Install All Packages From Queue." This automatically initiates a download of the update. After the update has been downloaded, the Updates Installer displays a dialog box indicating that it is terminating the CORE Generator session and installing the downloaded archive. Another dialog box will inform you when the update installation is complete. You can then restart CORE Generator.
5. To confirm that you have installed the update properly, check the following file:

NOTE: This assumes that your Xilinx design tools are installed in C:\Xilinx.

Ensure that you have "gip2" noted at the top of the file and the current date and time.

Method 2: Manual Installation Method
1. Close the CORE Generator application if it is running.
2. Download the ZIP file (PC) or "tar.gz" file (UNIX) from the Download Center and save it to a temporary directory:

For Windows, unpack the ZIP file using WinZip 7.0 SR-1 or later.

For Unix platforms, you can use some versions of UnZip to unpack this ZIP file. Xilinx recommends that you download the "tar.gz" file and unpack it using the Unix command line utilities "gunzip" and "tar". WinZip and GNU "tar" are not recommended for extracting the "tar.gz" archive due to differences in the way they handle files with long path names. See (Xilinx Answer 11162) for more details.

3. Extract the ZIP file (62i_ip_update2.zip) or "tar.gz" (62i_ip_update2.tar.gz) archive to the root directory of your Xilinx design tools installation. Allow the extractor utility that you use to overwrite all existing files and maintain the directory structure pre-defined in the archive.

The Xilinx design tools installation directory is typically located at "C:\XILINX" if the installation defaults were used.

If you have already installed your Xilinx ISE design tools, the Xilinx installation directory location is the value of the "XILINX" variable, which is defined by your setup script. After sourcing your Xilinx setup script, type "echo $XILINX" to determine the location of your Xilinx installation. You might need system administrator privileges to install the update.

4. Restart CORE Generator. During start-up, CORE Generator automatically detects that a new IP has been added to your installation. It allows you to specify which IP customizers ("cores") will be visible in your currently active CORE Generator project. For your current project, you can select the following:
- Display only the latest versions for "All" cores in the catalog.
- Update the catalog view to add only "New" cores to the display.
- Make a "Custom" selection of cores visible in the CORE Generator catalog display for your current project.

5. Determine whether the installation was successful by verifying that the new cores are visible in the CORE Generator GUI.

Acrobat Reader Requirement
Acrobat Reader Version 4 or later must be installed to view core data sheets. You can download the latest Acrobat software from the following Adobe site:

To search for available IP cores, see:

If you have comments, questions, or problems, please open a WebCase at:


IP Known Issues

6.2i IP Update #2 (G_ip2) - Known Issues regarding System Logic IP released with 6.2i IP Update #2.
See (Xilinx Answer 19501).

6.2i IP Update #2 CORE Generator - What's New and Known Issues List regarding DSP IP
See (Xilinx Answer 19496).


What's New

Cores Included in this Release

Pre-compiled XilinxCoreLib libraries for ModelSim Xilinx Edition II (MXE) are available at:


General Known Issues

6.1i COREGen - CORE Viewer reports incorrect resource utilization for XST-based cores.
See (Xilinx Answer 14676).

6.1i COREGen (Japanese version) - If the "_" (underscore) character is used in a component name, the character is written out as a "|" (pipe character). For details on this possible naming issue when using a machine with a Japanese 106-character keyboard, see (Xilinx Answer 15312).

6.1i ISE - When I select Project -> New Source, the CORE Generator module name must be re-entered. Core GUIs do not automatically pass the name value from the Project Navigator New Source Wizard.
See (Xilinx Answer 9127).

6.1i COREGen - No CORE Generator cores are shown in the COREGen GUI. If the Core Catalog displays no available cores, see (Xilinx Answer 17685).

6.1i COREGen - "ERROR: User has selected the Foundation ISE flow. Current project is not a valid ISE project" is reported when Design Entry is set to "Other" (not to "ISE").
See (Xilinx Answer 18601).
AR# 19262
Date Created 04/06/2004
Last Updated 03/20/2006
Status Archive
Type General Article