UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19311

6.2 EDK, XPS - How do I change a core so that an internal signal/port appears in EDK/XPS?

Description

Keywords: GUI, external, signals

Urgency: Standard

General Description:
I want the internally connected signals of a core (either my own custom core or one delivered with the EDK install) to appear in the "Ports Tab" of the XPS GUI so that I can connect them myself. How can I do this?

Solution

You can solve this issue by modifying the Microprocessor Peripheral Description (MPD) file for the core. When XPS is launched, it reads the MPD file to determine which signals can be pulled out externally and made available for connections in the GUI. The MPD file is located in the "/data" directory of the core. For example, for a custom peripheral, the path is as follows:

your_project/pcores/opb_mycore_v2_00_a/data/opb_mycore_v2_1_0.mpd

If it is a core in the install, the path to the pcores directory is:
C:/EDK/hw/XilinxProcessorIPLib/pcores/

In the MPD file, there are a number of ports that are defined as internally connected, for example:

PORT OPB_SIG = OPB_SIG, DIR = IN, BUS = SOPB

For this signal to appear as an external signal and get picked up by the XPS GUI, simply remove the connection and replace with empty quotes "" as follows:

PORT OPB_SIG = "", DIR = IN, BUS = SOPB

NOTE: Xilinx does not recommend making permanent changes to peripherals delivered with the install. Instead, copy the core, rename it, and use it as a custom core in your peripheral repository directory.
AR# 19311
Date Created 04/09/2004
Last Updated 04/09/2007
Status Archive
Type General Article