UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19331

LogiCORE SPI-4.2 (POS-PHY L4) v6.1 - SrcFFOverflow_n and SnkFFOverflow_n signals are incorrect

Description

The SrcFFOverflow_n and SnkFFOverflow_n signals are indicating "full" instead of "overflow." When these signals are asserted, the FIFO is full but that does not necessarily mean that it has overflowed. Consequently, data might not have been dropped when the signals are asserted.

Solution

To ensure that data is not lost, check for missing data segments in your simulation or in the received packets. Unless there is a way to detect all missing data, it is safe to assume that the FIFO has overflowed. Xilinx recommends that you reset the FIFO by asserting SnkFifoReset_n or SrcFifoReset_n when SnkFFOverflow_n and SnkFFOverflow_n are asserted.  

 

Typically, if you have incorporated some form of flow control using SnkAlmostFull_n or SrcFFAlmostFull_n, overflowing the FIFO is unlikely. 

 

This issue will be fixed in v6.3.

AR# 19331
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article