UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19386

LogiCORE SPI-4.2 (POS-PHY L4) v6.1 - MAP reports "ERROR:Pack:679 - Unable to obey design constraints (LOC=SLICE_X26Y125)"

Description

General Description 

When you apply NDGBuild option -insert_keep_hierarchy on the top-level design with SPI-4.2 core, following MAP error occurs:  

 

"ERROR:Pack:679 - Unable to obey design constraints (LOC=SLICE_X26Y125) which require the combination of the following symbols into a single SLICEcomponent:  

FLOP symbol "pl4_snk_top0/pl4_snk_io0/DynamicAlign.pbd/dc/dk.3.q"  

(Output Signal = pl4_snk_top0/pl4_snk_io0/DynamicAlign.pbd/dc/q_1_5)  

FLOP symbol "pl4_snk_top0/pl4_snk_io0/DynamicAlign.pbd/dc/d4.4.q"  

(Output Signal = pl4_snk_top0/pl4_snk_io0/DynamicAlign.pbd/dc/q_2_0)  

Symbols have different XGROUP parameters. Please correct the design constraints accordingly."

Solution

This is an ISE tool issue, and the problem is fixed in ISE 6.2i Service Pack 2.

AR# 19386
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article