UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19396

6.2 EDK, OPB SDRAM Controller - C_USE_POSEDGE_OUTREGS parameter is missing from the core

Description

Keywords: EDK, OPB, SDRAM, controller, opb_sdram, C_USE_POSEDGE_OUTREGS

Urgency: Standard

General Description:
The data sheet for the OPB SDRAM Controller v1.00c lists the C_USE_POSEDGE_OUTREGS parameter, which allows you to specify on which clock edge the SDRAM interface signals are clocked. However, this parameter does not appear to be included in the core.

Solution

This parameter is not currently supported by the OPB SDRAM Controller core v1.00c. It is planned for inclusion in a future release of the core.
AR# 19396
Date Created 05/04/2004
Last Updated 04/09/2007
Status Archive
Type General Article