UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19431

6.2i TSIM CoolRunner XPLA3 - Input Register fails in Timing Simulation

Description

Urgency : Standard 

 

General Description : 

The output of a direct input register never changes in timing simulation.

Solution

This problem has been fixed in the latest 6.2i Service Pack available at: 

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.2i Service Pack 3.

AR# 19431
Date Created 09/03/2007
Last Updated 05/08/2014
Status Archive
Type General Article