We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19438

7.1i Timing - "WARNING:SpeedCalc:42 - Cannot find referenced model "bel_clkin_psclk_pulse_1"


General Description:

When I run timing analysis on my design, I receive the following warning:

"WARNING:SpeedCalc:42 - Cannot find referenced model "bel_clkin_psclk_pulse_1".

This generally indicates that there is an inconsistency between versions of

the speed and device data files. Please check to ensure that the XILINX

environment variable is set correctly. If the MYXILINX variable is set, make

sure that it is pointing to patch files that are compatible with the version

of software that the XILINX variable points to."

What does this mean?


This message will be seen if you attempt to set the frequency of the DCM below 1 MHz.

This will be fixed in the next major software release.

AR# 19438
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article