We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19450

CPLD CoolRunner-II - What input voltage can induce latch-up?


Keywords: latchup, latch, up

High voltage spikes (above the Vin maximum listed in the data sheet) can cause the device inputs to latch-up. What is the value that needs to be exceeded for this to occur?


If the input voltage exceeds 8 Volts the input can latch-up.

It is not recommended to exceed the Vin maximum limits specified in the data sheet, as this will damage the I/O buffer over time.

AR# 19450
Date Created 05/17/2004
Last Updated 05/09/2006
Status Active
Type General Article