We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19472

6.2i Speed Files/Timing Analyzer/trce - The "P" and "N" sides of differential pairs have different timing for Spartan-3


General Description:

When I run timing analysis on my design with a differential clock, the "P" side and the "N" side timing values do not match. Why?


This problem has been fixed in the latest 6.2i Service Pack available at:

The first service pack containing the fix is 6.2i Service Pack 3.

AR# 19472
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article