We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19476

6.2i Timing Analyzer/Speed files/Trce - Tdcmino not calculated correctly with the Duty Cycle Distortion (DCD) macro in the feedback path


General Description:

When I add the Duty Cycle Distortion macro to my design, the Tdcmino value in the timing reports goes to zero. The macro is used by customers who are running DDR I/O applications at high speeds. The macro replaces the normal path from the DCM to the BUFG and back to the FEEDBACK input with LUTs and general routing. When will the Tdcmino be calculated correctly?


This problem has been fixed in the latest 6.2i Service Pack available at:

The first service pack containing the fix is 6.2i Service Pack 6.2i

AR# 19476
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article