UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19504

6.2 System Generator for DSP - Why does Hardware in the Loop co-simulation fail to be created, when my subsystem has only one Simulink inport or outport block?

Description

General Description: 

Why does Hardware in the Loop co-simulation fail to be created, when my subsystem has only one Simulink inport or outport block?

Solution

This problem occurs only if you have a subsystem with only one inport or outport. If you have any other number of inports or outports, this problem does not occur. 

 

You can work around this problem by removing the port, or by adding another port to the subsystem. 

 

This issue is fixed in System Generator for DSP 6.3

AR# 19504
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article