UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19520

LogiCORE Multiplier v7.0 - Why does the Multiplier VHDL Model fail to compile for Synopsys VCS 7.1R5?

Description

Why does the Multiplier VHDL Model fail to compile for Synopsys VCS 7.1R5? 

 

I receive the following error during compilation: 

 

"COMPXLIB: vhdlan -nc -work XILINXCORELIB /proj/xbuilds/IP2_G.19_vcsi/vhdl/src/XilinxCoreLib/mult_gen_v7_0_non_seq.vhd  

Error: analysis Parsing vhdl-0 [/proj/xbuilds/IP2_G.19_vcsi/vhdl/src/XilinxCoreLib/mult_gen_v7_0_non_seq.vhd:532]  

Internal Error - please report (unknown arg type)"

Solution

This problem is fixed in VCS-MX 7.1.1R22.

AR# 19520
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article