We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19542

7.1i Timing Analyzer Virtex-4 - Paths through IDELAY are not analyzed


General Description:

The timing report is not reporting any paths through the IDELAY or ILOGIC components of my design.


This is scheduled to be fixed in the next major release of the design tools.

AR# 19542
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article