We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19603

6.2.3 Constraints Editor - Nets appear in clock list that are not clocks


Urgency : Standard

Description :

In the 6.2.3 Constraints Editor, there are signals incorrectly listed in the clock list. When is this going to be fixed?


To work around this issue, do not assign period constraints to these signals that should not be in the clock list.

This problem has been fixed in the latest 6.3i Service Pack available at:

The first service pack containing the fix is 6.3i Service Pack 2.

AR# 19603
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article