UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19617

EDK, PLB_ZBT - Incorrect timing of MEM_RW_N signal causes writes to ZBTs to fail

Description

General Description: 

Incorrect timing of MEM_RW_N signal causes writes to ZBTs to fail.

Solution

This problem is fixed in the latest 6.2 EDK Service Pack, available at: 

http://www.xilinx.com/ise/embedded/edk.htm.
The first service pack containing the fix is EDK 6.2 Service Pack 2. 

 

This fix is included in plb_emc_v2_00_a.

AR# 19617
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article