UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19758

6.2 EDK - How do I use ChipScope and the JTAG UART at the same time?

Description

Keywords: BSCAN, component, Virtex, Virtex-II, interface, XMD, debug, XPS, instantiation, overmap

Urgency: Standard

General Description :
In my EDK design, when I use the ChipScope Inserter and the JTAG UART, the following MAP error occurs:
"Number of BSCANs: 2 out of 1 200% (OVERMAPPED)"

Solution

You cannot use ChipScope Inserter if you have the JTAG UART in your EDK design. When you use the Inserter and JTAG UART, two BSCAN components are instantiated and an overmap error occurs.

To work around this issue, follow these steps:
1. Add the chipscope_icon IP provided with XPS.
2. Set the C_SYSTEM_CONTAINS_MDM parameter to "1".
3. Add the OPB_MDM IP instead of the OPB_JTAG_UART. OPB_JTAG_UART is a subset of OPB_MDM, so you can configure the opb_mdm as the opb_jtag_uart using the following parameters :

BEGIN opb_mdm
PARAMETER INSTANCE = debug_module
PARAMETER HW_VER = 2.00.a
PARAMETER C_MB_DBG_PORTS = 0
PARAMETER C_USE_UART = 1
PARAMETER C_UART_WIDTH = 8
......
....
END
AR# 19758
Date Created 09/03/2007
Last Updated 04/28/2006
Status Archive
Type General Article