UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19772

6.2/6.1 EDK - EDK_BSB - ML310 SPI Clock ratio is not set properly

Description

Keywords: BSB, ML310, SPI, clock, UCF

Urgency: Standard

General Description:
EDK 6.2i BSB generates an ML310 system that does not properly configure the EDK SPI pcore.

Solution

Please add the following parameter to the SPI core in the ML310 MHS file:

"PARAMETER C_OPB_SCK_RATIO = 128"
AR# 19772
Date Created 08/04/2004
Last Updated 04/28/2006
Status Archive
Type General Article