UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19773

6.2/6.1 EDK - EDK_BSB - ML310 BSB SystemACE Clock Needs PERIOD contraint

Description

Keywords: BSB, ML310, EDK, PERIOD, SystemACE, constraint, UCF

Urgency: Standard

General Description:
ML310 designs generated by EDK 6.2i BSB need to add the following UCF constraint when using the SystemACE I/F. Please add the following to the UCF constraints file:

# Add PERIOD constraint for SystemACE Clock
Net SysACE_CompactFlash_SysACE_CLK PERIOD = 30000 ps;

Solution

# Add PERIOD constraint for SystemACE Clock
Net SysACE_CompactFlash_SysACE_CLK PERIOD = 30000 ps;
AR# 19773
Date Created 08/04/2004
Last Updated 04/28/2006
Status Archive
Type General Article