UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19809

NC-VHDL - Designs that simulate correctly in older versions of NC-VHDL (3.4 and below) do not work in the newer version of the tools (X_FF does not come out of reset)

Description

General Description: 

Designs that simulate correctly in older versions of NC-VHDL (3.4 and below) do not work in the newer version of the tools. When debugging further, I discover that the X_FF in the design does not come out of reset.

Solution

This is a problem in the algorithm that does the Xilinx Library Acceleration. Recent changes made to the Xilinx libraries cause this algorithm to fail.  

 

To work around this problem, use the -noxilinxaccl switch in the ncelab command line. 

 

This issue has been fixed in the following versions of NC-Sim: 

 

LDV 5.0 S24 and above 

LDV 5.1 S16 and above 

IUS 5.3 S6 and above

AR# 19809
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article