We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19852

6.3i NetGen, Timing Simulation - A Virtex-4 PowerPC designs fails, reporting: "ERROR:Anno:207 - 1 block(s) were unexpanded, including the following:"


Keywords: NetGen, timing, simulation, ERROR, annoy, 207, unexpanded

Urgency: Standard

General Description:
When I run NetGen on a design that has a Power PC, the following error is reported:

"ERROR:Anno:207 - 1 block(s) were unexpanded, including the following:
'jtag_cntl/jtag_cntl/JTAGPPC_i' (TYPE=JTAGPPC)
Unexpanded blocks usually result from incomplete or erroneous configuration of the corresponding components in the .ncd file.
ERROR:NetListWriters:528 - Unsuccessful design annotation."


This problem has been fixed in the latest 6.3i Service Pack available at:
The first service pack containing the fix is 6.3i Service Pack 1.
AR# 19852
Date Created 09/03/2007
Last Updated 11/16/2008
Status Archive
Type General Article