UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19865

Virtex-4 Configuration - IDCODE, verify, or other JTAG instruction failures on devices in a chain with Virtex-4 ES parts are due to TDO transitions on the rising edge of TCK as it exits SIR or SDR states (IEEE1149 compliance)

Description

IDCODE, verify, or other JTAG instruction failures on devices in a chain with Virtex-4 ES parts are due to TDO transitions on the rising edge of TCK as it exits SIR or SDR states.

Solution

TDO on Virtex-4 ES parts floats shortly after the rising edge of TCK on entry to the Exit1-IR or the Exit1-DR TAP state. The visible effect of this anomaly is that devices that have a hold time requirement of TDI exceeding 40 ns will incorrectly latch the final TDI value delivered from this device's TDO. This behavior can be mitigated by ensuring that this device is positioned next to a device in the boundary scan chain with a zero TDI hold time.

AR# 19865
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article