^

AR# 19945 6.3i Architecture Wizard - Incorrect HDL generated for DCM/PMCD when DCM CLKDV clock is connected to PMCD CLKA

General Description:

Incorrect HDL is generated for DCM/PMCD usage. The signal between the DCM CLKDV port and the PMCD CLKA port is not connected properly.

This problem has been fixed in the latest 6.3i Service Pack available at:

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.3i Service Pack 1.

AR# 19945
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article
Feed Back