We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19945

6.3i Architecture Wizard - Incorrect HDL generated for DCM/PMCD when DCM CLKDV clock is connected to PMCD CLKA


General Description: 

Incorrect HDL is generated for DCM/PMCD usage. The signal between the DCM CLKDV port and the PMCD CLKA port is not connected properly.


This problem has been fixed in the latest 6.3i Service Pack available at: 

The first service pack containing the fix is 6.3i Service Pack 1.

AR# 19945
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article