When I do a timing analysis and timing simulation, the clock pad delays do not match for my Virtex-4 design. This is also true for OSERDES in Virtex-4. When is this going to be fixed?
This problem has been fixed in the latest 6.3i Service Pack available at:
The first service pack containing the fix is 6.3i Service Pack 1.