UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19988

9.2i EDK - Error: "ERROR:MDT - signal (signal) - C:\project\system.mhs:22 - connector cannot be read internally from entity/module!"

Description

PlatGen issues the following error:  

 

"ERROR:MDT - C405DBGSTOPACK (C405DBGSTOPACK) - 

H:\xroads\EDK_Examples_63_Update\Insight_PPC_ChipScope\system.mhs:22 -  

connector cannot be read internally from entity/module! 

This creates an illegal HDL description. Declare an intermediate connector of 

a name other than the port name, and assign this to the output." 

 

This error is issued when a signal used to connect two internal ports also drives an external output. The following is an MHS example: 

 

PARAMETER VERSION = 2.1.0 

 

PORT XYZ = XYZ, DIR = O 

 

BEGIN my_peripheral 

PARAMETER INSTANCE = peripheral_0 

PARAMETER HW_VER = 1.00.a 

PORT INPUT = XYZ 

END 

 

BEGIN my_module 

PARAMETER INSTANCE = module_0 

PARAMETER HW_VER = 1.00.a 

PORT OUTPUT = XYZ 

END

Solution

To resolve this error, the output port must be buffered. The following is an MHS example: 

 

PARAMETER VERSION = 2.1.0 

 

PORT XYZ = XYZ_buffered, DIR = O 

 

BEGIN my_peripheral 

PARAMETER INSTANCE = peripheral_0 

PARAMETER HW_VER = 1.00.a 

PORT INPUT = XYZ_buffered 

END 

 

BEGIN my_module 

PARAMETER INSTANCE = module_0 

PARAMETER HW_VER = 1.00.a 

PORT OUTPUT = XYZ_buffered 

END

 

To resolve this error, the output port must be buffered. The following is an MHS example: 

 

PARAMETER VERSION = 2.1.0 

 

PORT XYZ_buffered = XYZ_buffered, DIR = O 

 

BEGIN my_peripheral 

PARAMETER INSTANCE = peripheral_0 

PARAMETER HW_VER = 1.00.a 

PORT INPUT = XYZ 

END 

 

BEGIN my_module 

PARAMETER INSTANCE = module_0 

PARAMETER HW_VER = 1.00.a 

PORT OUTPUT = XYZ 

END 

 

BEGIN util_vector_logic 

PARAMETER INSTANCE = util_vector_logic_0 

PARAMETER HW_VER = 1.00.a 

PARAMETER C_OPERATION = and 

PARAMETER C_SIZE = 1 

PORT Op1 = net_vcc 

PORT Op2 = XYZ 

PORT Res = XYZ_buffered 

END

AR# 19988
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article