We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20128

6.3i Timing/Virtex-II Pro/Virtex-4 - Timing delays associated with PowerPC 405D are incorrect values


Urgency: Hot

General Description:

When I run my PowerPC 405 design through timing, some of the timing parameters are too large for the input clock. This affects the clock skew between the PowerPC and the logic in the fabric and clock to output times for the PowerPC. When is this going to be fixed?


This problem has been fixed in the latest 6.3i Service Pack available at:

The first service pack containing the fix is 6.3i Service Pack 2.

AR# 20128
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article