We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20199

6.3i PAR - "FATAL_ERROR:Ncd:basncsignal.c:283: - Could not find a bel for a signal..." when running Modular Design


Keywords: XAPP290, partial, reconfiguration, bus, macro

During the assembly phase of a modular design, the following error occurs:

"FATAL_ERROR:Ncd:basncsignal.c:283: - Could not find a bel for a signal on pin X of comp sinterfaceenable<3>. Its current programmed state is :
YUSED:0 GYMUX:G G:#LUT:D=0 Process will terminate...."


This error occurs when MAP and PAR switches (such as -ol and -timing) used during the active module implementation phase are different from the switches used during the assembly phase.

This problem has been fixed in the latest 6.3i Service Pack available at:
The first service pack containing the fix is 6.3i Service Pack 1.
AR# 20199
Date Created 10/20/2004
Last Updated 02/10/2007
Status Archive
Type General Article