UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20206

7.1 System Generator for DSP - Why do I get an error in Synplify when synthesizing with HDL Language set to Verilog and using the FIFO Block with type "Embedded FIFO" (FIFO16)?

Description

Why do I get an error in Synplify when synthesizing with HDL Language set to Verilog and using the FIFO Block with type "Embedded FIFO" (FIFO16)?

Solution

This problem is due to the way the "defparam" parameters are written in the Verilog code. 

 

You can work around the problem by using XST. 

 

This problem has been fixed in System Generator for DSP 8.1.

AR# 20206
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article