UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20231

6.3 EDK Proc_IP - The fsl_v20_v1_00_b and isocm_v10_v2_00_a are mission library declarations in the IP

Description

Keywords: NC-Sim

Urgency: Standard

General Description:
The following IPs use a sub-module, but do not declare the local compile directory:

fsl_v20 v1.00b - change the current use statement to: fsl_v20_v1_00_b.all

isocm_v10 v2.00a - add "library isocm_v10_v2_00_a; use isocm_v10_v2_00_a.all;"

Currently, both Cores are failing NC-Sim elaboration (VHDL violation).

Solution

This problem is fixed in the latest 6.3 EDK Service Pack, available at:
http://www.xilinx.com/ise/embedded/edk.htm.
The first service pack containing the fix is EDK 6.3 Service Pack 1.
AR# 20231
Date Created 10/25/2004
Last Updated 04/11/2007
Status Archive
Type General Article