We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20333

LogiCORE Generic Framing Procedure (GFP) v1.2 - VHDL 64-bit example design (loopback module) creates invalid data


General Description: 

In the GFP v1.2 64-bit VHDL version of the loopback module, when configured for parallel hunting mode, the loopback module is incorrect. It might create an invalid data stream if EOF is followed on the next cycle by another EOF. In this case, the incorrect REM value is used for the second EOF. This issue does not affect the Verilog example design, and it does not affect designs that use either "idle only" or "no hunting".


You can fix this issue in the <component_name>/implement/vhdl/gfp_loopback.vhd module by changing the line number 199 from the following: 


if (M_LINE_EOF_N = '0') then 


to the following: 


if (m_line_eof_n_d1 = '0') then 


This issue will be fixed in the next GFP release, scheduled for Q1 2005.

AR# 20333
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article