AR# 20392 6.3i SimPrim, Timing Simulation - OSERDES writes out "U"s on the output when doing a timing simulation (Virtex-4 / VHDL)

Description
Solution

General Description:

When doing a timing simulation with an OSERDES block, only "U"s come out on the output port. Also when the OSERDES is cascaded, the SHIFTOUT writes out "U" as well.

This problem has been fixed in the latest 6.3i Service Pack available at:

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.3i Service Pack 3.

Actions

Print

AR# 20392
Date Created	09/03/2007
Last Updated	04/04/2012
Status	Archive
Type

Feed Back

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 20392 6.3i SimPrim, Timing Simulation - OSERDES writes out "U"s on the output when doing a timing simulation (Virtex-4 / VHDL)

Description

Solution

Actions