We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20427

6.1i ISE - Project Navigator does not identify SysGen DSP hierarchy correctly due to VHDL extended identifiers


Key Words: GUI, Project Navigator, hierarchy, not, correct, wrong, instantiation, DSP, SysGen, extended, identifier, period, forward slash

Urgency: Standard

General Description:
Project Navigator does not correctly identify the source file hierarchy for a SysGen DSP design.


SysGen DSP has recently begun generating VHDL source files using extended identifiers.

For example:

entity \entity/top\ is

This is valid HDL. However, the Project Navigator VHDL parser does not correctly parse a period or a forward slash character. Therefore, the design hierarchy is not generated correctly.

This problem has been fixed in the latest 6.3i Service Pack available at:
The first service pack containing the fix is 6.3i Service Pack 3.
AR# 20427
Date Created 11/29/2004
Last Updated 03/20/2006
Status Archive
Type General Article