UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20437

6.3 System Generator for DSP and XST 6.3i - Why do I receive an XST error indicating that there is a duplicate variable in the file "xlmemmap.vhd" when compiling a Hardware in the Loop Co-Simulation target?

Description

General Description: 

Why do I receive an XST error indicating that there is a duplicate variable in the file "xlmemmap.vhd" when compiling a Hardware in the Loop Co-Simulation target?

Solution

The solution is to not use "data out" or "data_out" as the name of a Gateway out to your Hardware in the Loop Co-Simulation design, because this conflicts with an internal name that is used in the Hardware in the Loop Co-Simulation wrapper. 

 

The use of "data out" or "data_out" is case insensitive and will error if upper-case or lower-case letters are used. 

 

This restriction will be removed in System Generator for DSP 7.1.

AR# 20437
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article