UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20484

What is the strength or value of the internal pull-up, pull-down, keeper or bus hold circuit?

Description

What is the strength or value of the internal pull-ups, pull-downs, or keeper (bus hold) circuit in Xilinx I/Os?

Solution

The keeper circuit uses the same pull-up and pull-down resistors that can be enabled separately in the SelectIO block. 

The strength of these pull-up/down resistors is typically defined in the "(Xilinx device family) Data Sheet: DC and Switching Characteristics" document, typically as a current strength based on the VCCO voltage level (search for IRPD and IRPU in the device data sheet DC and AC Characteristics).

Note: For the older Spartan-3 family, additional information on the strength of these internal pull-up/downs is found in (Xilinx Answer 19024). For the CoolRunner-II family, see (Xilinx Answer 16851).

AR# 20484
Date Created 09/03/2007
Last Updated 04/29/2014
Status Active
Type General Article
Devices
  • SoC
  • FPGA Device Families
  • CPLD Device Families
  • Mature Products