UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20505

Config - What is the default frequency of CCLK?

Description

What is the default frequency of CCLK when the FPGA is set to master mode?

Solution

CCLK starts at around 2 MHz before it switches to a faster frequency based on the BitGen option "Configuration Rate."
AR# 20505
Date 12/15/2012
Status Active
Type General Article