UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20506

6.3 EDK, BSB - I am unable to access all 8M of SDRAM on an AFX Virtex-II Pro FG456 board

Description


General Description:

When I build a system for the AFX Virtex-II Pro FG456 Proto Board using Base System Builder, which includes an opb_sdram controller, I only have access to the first 2M of SDRAM memory.

Solution


The Base System Builder does not include the SDRAM_BankAddr ports on the opb_sdram peripheral. This allows you access to only the first of four banks of SDRAM memory.



If you include the SDRAM_BankAddr as an external port in Add/Edit Cores, you will have access to all four banks of memory in the SDRAM device.
AR# 20506
Date Created 09/03/2007
Last Updated 05/13/2012
Status Archive
Type General Article